A provably good multilayer topological planar routing algorithm in IC layout designs
نویسندگان
چکیده
Given a number of routing layers, the multilayer topological planar routing problem is to choose a maximum (weighted) set of nets so that each net in the set can be topologically routed entirely in one of the given layers without crossing other nets. This problem has important application in the layout design of multilayer IC technology, which has become available recently. In this paper, we present a provably good approximation algorithm for the multilayer topological planar routing problem. Our algorithm, called the iterative-peeling algorithm, finds a solution whose weight is guaranteed to be at least 1 − e 1 hh ∼∼ 63.2% of the weight of an optimal solution. The algorithm works for multi-terminal nets and arbitrary number of routing layers. For fixed number of routing layers, we have even tighter performance bounds. In particular, the performance-ratio of the iterative-peeling algorithm is at least 75% for two layer routing, and is at least 70.4% for three layer routing. Experimental results confirm that our algorithm can always route majority of the nets without using vias even when the number of routing layers is fairly small.
منابع مشابه
Physical models and efficient algorithms for over-the-cell routing in standard cell design
When an over-the-cell routing layer is available for standard cell layout, efficient utilization of that routing space over the cells can significantly reduce layout area. In this paper, we present three physical models to utilize the area over the cells for routing in standard cell designs. We also present efficient algorithms to choose and to route a planar subset of nets over the cells so th...
متن کاملAn Efficient Approach to Multilayer Layer Assignment with an Application to Via Minimization
In this paper we present an efficient heuristic algorithm for the post-layout layer assignment and via minimization problem of multilayer gridless integrated circuit (IC), printed circuit board (PCB), and multichip module (MCM) layouts. We formulate the multilayer layer assignment problem by introducing the notion of the extended conflict-continuation (ECC) graph. When the formulated ECC graph ...
متن کاملPerformance Analysis of the Algorithms forthe Construction of Multilayer Obstacle Avoiding Rectilinear Steiner Minimum Tree
Routing is a phase in the physical design of Electronic Circuits. The main aim of routing in VLSI design is to interconnect the cells that have been assigned positions as a solution of the placement problem. The problem of finding Rectilinear SteinerMinimal Tree (RSMT) is one of the fundamental problems in the field of Electronic Design Automation. The obstacle avoiding rectilinear Steiner mini...
متن کاملMUL'I'-PADs, SINGLE LAYER POWER NETT ROUTING IN VLSI CIRCUITS
An algorithm is presented for obtaining a planar routing of two power nets in building-block layout. In contrast to other works, more than one pad for each of the power nets is allowed. First, conditions are established to guarantee a planar routing. The algorithm consists of three parts, a top-down terminal clustering, a bottom-up topological path routing and a wire width calculation procedure...
متن کاملLayout - S ynthesis Techniques for Yield Enhancement
Several yield enhancement techniques are proposed for the last two stages of VLSI design, i.e., topological/symbolic and physical layout synthesis. Our approach is based on modiications of the symbolic/physical layout to reduce the sensitivity of the design to random point defects without increasing the area, rather than fault tolerance techniques. A layout compaction algorithm is presented and...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- IEEE Trans. on CAD of Integrated Circuits and Systems
دوره 12 شماره
صفحات -
تاریخ انتشار 1993